- Low Jitter Clock Multiplier by x4, x6, x8. Input Frequency Range ( 19 MHz to 125 MHz ). Supports Output Frequency From 150 MHz to 500 MHz
- Fail-Safe Power Up Initialization
- Low Jitter Clock Divider by /2, /3, /4. Input Frequency Range ( 50 MHz to 125 MHz ). Supports Ranges of Output Frequency From 12.5 MHz to 62.5 MHz
- 2.6 mUI Programmable Bidirectional Delay Steps
- Typical 8-ps Phase Jitter ( 12 kHz to 20 MHz ) at 500 MHz
- Typical 2.1-ps RMS Period Jitter (Entire Frequency Band) at 500 MHz
- One Single-Ended Input and One Differential Output Pair
- Output Can Drive LVPECL, LVDS, and LVTTL
- Three Power Operating Modes to Minimize Power
- Low Power Consumption (Typical 200 mW at 500 MHz )
- Packaged in a Shrink Small-Outline Package (DBQ)
- No External Components Required for PLL
- Spread Spectrum Clock Tracking Ability to Reduce EMI
- Applications: Video Graphics, Gaming Products, Datacom, Telecom
- Accepts LVCMOS, LVTTL Inputs for REFCLK Terminal
- Accepts Other Single-Ended Signal Levels at REFCLK Terminal by Programming Proper $V_{D D}$ REF Voltage Level (For Example, HSTL 1.5 if $\mathrm{V}_{\mathrm{DD}} R E=1.6 \mathrm{~V}$ )
- Supports Industrial Temperature Range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## DBQ PACKAGE

 (TOP VIEW)| $\mathrm{V}_{\text {DD }}$ REF | $1^{\circ}$ | 24 | $] \mathrm{P} 0$ |
| :---: | :---: | :---: | :---: |
| REFCLK | 2 | 23 | P1 |
| $\mathrm{V}_{\mathrm{DD}} \mathrm{P}$ | 3 | 22 | ] $\mathrm{V}_{\mathrm{DD}} \mathrm{O}$ |
| GNDP [ | 4 | 21 | $]$ GNDO |
| GND | 5 | 20 | $]$ CLKOUT |
| LEADLAG | 6 | 19 | ] NC |
| DLYCTRL | 7 | 18 | ] CLKOUTB |
| GNDPA | 8 | 17 | $]$ GNDO |
| $V_{\text {DD }} \mathrm{PA}$ | 9 | 16 | $] \mathrm{V}_{\mathrm{DD}} \mathrm{O}$ |
| $\mathrm{V}_{\text {DD }} \mathrm{PD}$ | 10 | 15 | ] MULTO/DIVO |
| STOPB | 11 | 14 | ] MULT1/DIV1 |
| PWRDNB | 12 | 13 | P2 |

NC - No internal connection

## description

The CDC5801A device provides clock multiplication and division from a single-ended reference clock (REFCLK) to a differential output pair (CLKOUT/CLKOUTB). The multiply and divide terminals (MULT/DIV0:1) provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB frequencies ranging from 12.5 MHz to 500 MHz with a clock input reference (REFCLK) ranging from 19 MHz to 125 MHz . See Table 1 and Table 2 for detail frequency support.
The implemented phase aligner provides the possibility to phase align (zero delay) between CLKOUT/CLKOUTB and REFCLK or any other CLK in the system by feeding the clocks that need to be aligned to the DLYCTRL and the LEADLAG terminals.
The phase aligner also allows the user to delay or advance the CLKOUT/CLKOUTB with steps of 2.6 mUI (unit interval). For every rising edge on the DLYCTRL terminal, the output clocks are delayed by $2.6-\mathrm{mUI}$ step size as long as there is low on the LEADLAG terminal. Similarly, for every rising edge on the DLYCTRL terminal, the output clocks are advanced by $2.6-\mathrm{mUI}$ step size as long as there is high on the LEADLAG terminal. The CDC5801A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions. As the phase between REFCLK and CLKOUT/CLKOUTB is random after power up, the application may implement a self calibration routine at power up to produce a certain phase start position, before programming a fixed delay with the clock on the DLYCTRL terminal.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Depending on the selection of the mode terminals ( $\mathrm{P} 0: 2$ ), the device behaves as a multiplier (by 4,6 , or 8 ) with the phase aligner bypassed or as a multiplier or divider with programmable delay and phase aligner functionality. Through the select terminals (P0:2) user can also bypass the phase aligner and the PLL (test mode) and output the REFCLK directly on the CLKOUT/CLKOUTB terminals. Through P0:2 terminals the outputs could be in a high impedance state. This device has another unique capability to be able to function with a wide band of voltages on the REFCLK terminal by varying the voltage on the $\mathrm{V}_{\mathrm{DD}} R E F$ terminal.
The CDC5801A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.
The CDC5801A device is characterized for operation over free-air temperatures of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## functional block diagram



| FUNCTION TABLE $\dagger$ |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- | :---: | :---: |
| MODE | P0 | P1 | P2 | CLKOUT/CLKOUTB |  |  |
| Multiplication with programmable <br> delay and phase alignment active $\ddagger$ | 0 | 0 | 0 | REFCLK multiplied by ratio per Table 1 selected by MULT/DIV terminals. Outputs <br> are delayed or advanced based on DLYCTRL and LEADLAG terminal <br> configuration. |  |  |
| Division with programmable delay <br> and phase alignment active $\ddagger$ | 0 | 0 | 1 | REFCLK divided by ratio per Table 2 selected by MULT/DIV terminals. Outputs <br> are delayed or advanced based on DLYCTRL and LEADLAG terminal <br> configuration. |  |  |
| Multiplication only mode (phase <br> aligner bypassed) § | 1 | 0 | 0 | In this mode one can only multiply as per Table 1. Programmable delay capability <br> and divider capability is deactivated. PLL is running. |  |  |
| Test mode | 1 | 1 | 0 | PLL and phase aligner both bypassed. REFCLK is directly channeled to output. |  |  |
| Hi-Z mode | 0 | 1 | X | Hi-Z |  |  |

$\dagger \mathrm{X}=$ don't care, $\mathrm{Hi}-\mathrm{Z}=$ high impedance
$\ddagger$ Please see Table 4 and Table 5 for explanation for the programmability and phase alignment functions.
$\S$ In this mode the DLYCTRL and LEADLAG terminals must be strapped high or low. Lowest possible jitter is achieved in this mode, but a delay of 200 ps to 2 ns expected typically from REFCLK to CLKOUT depending on the output frequency.

Terminal Functions

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | I/O |  |
| CLKOUT | 20 | 0 | Output clock |
| CLKOUTB | 18 | O | Output clock (complement) |
| DLYCTRL | 7 | 1 | Every rising edge on this terminal delays/advances the CLKOUT/CLKOUTB signal by $1 / 384$ th of the CLKOUT/CLKOUTB period. (e.g., for a 90 degree delay or advancement one needs to provide 96 rising edges). See Table 4. |
| GND | 5 |  | GND for $\mathrm{V}_{\text {DD }}$ REF and $\mathrm{V}_{\text {D }} \mathrm{PD}$ |
| GNDO | 17, 21 |  | GND for clock output terminals (CLKOUT, CLKOUTB) |
| GNDP | 4 |  | GND for PLL |
| GNDPA | 8 |  | GND for phase aligner |
| LEADLAG | 6 | 1 | Decides if the output clock is delayed or advanced with respect to REFCLK. See Table 4. |
| MULTO/DIV0 | 15 | 1 | PLL multiplier and divider select |
| MULT1/DIV1 | 14 | 1 | PLL multiplier and divider select |
| NC | 19 |  | Not used |
| PWRDNB | 12 | 1 | Active low power down state, CLKOUT/CLKOUTB goes low |
| P0 | 24 | I | Mode control, see the Function Table |
| P1 | 23 | 1 | Mode control, see the Function Table |
| P2 | 13 | 1 | Mode control, see the Function Table |
| REFCLK | 2 | 1 | Reference input clock |
| STOPB | 11 | I | Active low output disabler, PLL and PA still running, CLKOUT and CLKOUTB goes to a dc value as per Table 3 |
| $\mathrm{V}_{\text {DD }} \mathrm{PA}$ | 9 | 1 | Supply voltage for phase aligner |
| $\mathrm{V}_{\text {DD }}$ PD | 10 | 1 | Reference voltage for the DLYCTRL, LEADLAG terminals and STOPB function |
| $\mathrm{V}_{\text {DD }}$ REF | 1 | 1 | Reference voltage for REFCLK |
| $\mathrm{V}_{\text {DD }}$ | 16, 22 | 1 | Supply voltage for the output terminals (CLKOUT, CLKOUTB) |
| $\mathrm{V}_{\text {DD }}{ }^{\text {P }}$ | 3 | 1 | Supply voltage for PLL |

## CDC5801A

## LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH

 PROGRAMMABLE DELAY AND PHASE ALIGNMENT
## PLL divider/multiplier selection

Table 1 and Table 2 list the supported REFCLK and BUSCLK (CLKOUT/CLKOUTB) frequencies.
Table 1. Multiplication Ratios (P0:2 = 000 or 100)

| MULTO | MULT1 | REFCLK <br> (MHZ) | MULTIPLICATION <br> RATIO | BUSCLK <br> (MHZ) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $38-125$ | 4 | $152-500$ |
| 0 | 1 | $25-83.3$ | 6 | $150-500$ |
| 1 | 1 | $19-62.5$ | 8 | $152-500$ |

Table 2. Divider Ratio (PO:2 = 001)

| MULTO | MULT1 | REFCLK <br> (MHZ) | DIVISION <br> RATIO | BUSCLK(1) <br> (MHZ) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $100-125$ | 2 | $50-62.5$ |
| 1 | 0 | $75-93$ | 3 | $25-31$ |
| 1 | 1 | $50-62$ | 4 | $12.5-15.5$ |

$\dagger$ BUSCLK will be undefined until a valid reference clock is available at REFCLK. After applying REFCLK, the PLL requires stabilization time to achieve phase lock.

Table 3. Clock Output Driver States

| STATE | PWRDNB | STOPB | CLKOUT | CLKOUTB |
| :---: | :---: | :---: | :---: | :---: |
| Powerdown | 0 | X | GND | GND |
| CLK stop | 1 | 0 | $\mathrm{~V}_{\mathrm{O}}$, STOP | $\mathrm{V}_{\mathrm{O}, \text {, STOP }}$ |
| Normal | 1 | 1 | As per Function Table | As per Function Table |

Table 4. Programmable Delay and Phase Alignment

| DLYCTRL | LEADLAG | CLKOUT AND CLKOUTB |
| :---: | :---: | :--- |
| Each rising edge $\dagger$ | 1 | Will be advanced by one step size (see Table 5) |
| Each rising edge $\dagger$ | 0 | Will be delayed by one step size (see Table 5) |

$\dagger$ For every $32^{\text {nd }}$ edge, there are one or two edges the phase aligner does not update. Therefore, CLKOUT phase is not updated on every 32 nd edge.

Table 5. Clock Output Driver States

| FUNCTIONALITY | STEP SIZE |
| :--- | :--- |
| Multiply by 4, 6, 8 | CLKOUT period/384 (for example, 6.5 ps at 400 MHz ) |
| Divide by 2 | CLKOUT period/3072 (for example, 6.5 ps at 50 MHz ) |
| Divide by 3 | CLKOUT period/6144 (for example, 6.5 ps at 25 MHz ) |
| Divide by 4 | CLKOUT period/12288 (for example, 6.5 ps at 12.5 MHz ) |

NOTE: The frequency of the DLYCTRL terminal must always be equal or less than the frequency of the LEADLAG terminal.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$

Supply voltage range, VDD (see Note 1) -0.5 V to 4 V



 Storage temperature range, $T_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16 \mathrm{inch}$ ) from case for 10 seconds
$260^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GND terminals.
DISSIPATION RATING TABLE

| PACKAGE | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ <br> POWER RATING | DERATING FACTOR ABOVE TA $=25^{\circ} \mathrm{C} \ddagger$ | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: |
| DBQ | 1400 mW | $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 740 mW |

$\ddagger$ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
recommended operating conditions

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}} \mathrm{P}, \mathrm{V}_{\mathrm{DD}} \mathrm{PA}, \mathrm{V}_{\mathrm{DD}}\right)$ | 3 | 3.3 | 3.6 | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ (CMOS) | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  |  | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (CMOS) |  |  | $\mathrm{V}_{\text {DD }}$ | V |
| REFCLK low-level input voltage, $\mathrm{V}_{\text {IL }}$ |  |  | REF | V |
| REFCLK high-level input voltage, $\mathrm{V}_{\text {IH }}$ | $0.7 \times \mathrm{V}_{\text {DD }}$ REF |  |  | V |
| Input signal low voltage, $\mathrm{V}_{\text {IL }}$ (STOPB, DLYCTRL, LEADLAG) |  |  | DDPD | V |
| Input signal high voltage, $\mathrm{V}_{\text {IH }}$ (STOPB, DLYCTRL, LEADLAG) | $0.7 \times \mathrm{V}_{\mathrm{DD}} \mathrm{PD}$ |  |  | V |
| Input reference voltage for (REFCLK) (VDDREF) | 1.235 |  | VDD | V |
| Input reference voltage for (DLYCTRL and LEADLAG) (VDDPD) | 1.235 |  | VDD | V |
| High-level output current, $\mathrm{IOH}^{\text {I }}$ |  |  | -16 | mA |
| Low-level output current, IOL |  |  | 16 | mA |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

## timing requirements

|  | MIN | MAX |
| :--- | ---: | ---: |
| UNIT |  |  |
| Input frequency of modulation, fmod (if driven by SSC CLKIN) | 33 | kHz |
| Modulation index (nonlinear maximum 0.5\%) | $0.6 \%$ |  |
| Input slew rate, SR | 1 | 4 |
| Input duty cycle on REFCLK | $40 \%$ | $60 \%$ |
| Input frequency on REFCLK | 19 | 125 |
| Allowable frequency on DLYCTRL | MHz |  |
| Allowable frequency on LEADLAG | 200 | MHz |
| Allowable duty cycle on DLYCTRL and LEADLAG | $25 \%$ | $75 \%$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS $\dagger$ |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O} \text { (STOP) }}$ | Output voltage during CLK stop mode |  | See Figure 1 |  | 1.1 | . 1 | 2 | V |
| $V_{\text {OX }}$ | Output crossing-point voltage |  | See Figure 1 and Figure 4 |  | $0.5 \mathrm{~V}_{\mathrm{DD}} \mathrm{O}-0.2$ |  | $0.5 \mathrm{~V}_{\mathrm{DDO}}+0.2$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage swing ( $\mathrm{VOH}^{\text {- }} \mathrm{V} \mathrm{OL}$ ) |  | See Figure 1 |  | 1.7 |  | 2.9 | V |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | High-level output voltage |  | See Figure 1, V ${ }_{\text {DD }}=3$ to 3.6 V |  | 2.0 | 2.6 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$, | $\mathrm{IOH}=-16 \mathrm{~mA}$ | 2.2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | See Figure 1, $\mathrm{V}_{\mathrm{DD}}=3$ to 3.6 V |  |  | 0.3 | 0.6 | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  | 0.5 |  |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  | $\mathrm{V}_{\mathrm{DD}}=3.135 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}$ | -32 | -52 |  | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=1.65 \mathrm{~V}$ |  | -51 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3.135 \mathrm{~V}$ |  | -14.5 | -21 |  |
| ${ }^{\text {IOL }}$ | Low-level output current |  | $\mathrm{V}_{\text {DD }}=3.135 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=1.95 \mathrm{~V}$ | 43 | 61.5 |  | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=1.65 \mathrm{~V}$ |  | 65 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | 25.5 | 36 |  |
| loz | High-impedance-sta current | output | $\mathrm{P} 0=0, \quad \mathrm{P} 1=1$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Ioz(STOP) | High-impedance-st current during CLK | output op | Stop $=0, \mathrm{~V}_{\mathrm{O}}=$ | or $V_{D D}$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| IOZ(PD) | High-impedance-st current in power-do | output <br> n state | PWRDNB $=0$, $V_{O}=G N D \text { or } V_{D}$ |  | -10 |  | 100 | $\mu \mathrm{A}$ |
| ${ }_{\text {IH }}$ | High-level input current | REFCLK, STOPB | $V_{D D}=3.6 \mathrm{~V}$, | $V_{I}=V_{\text {DD }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | PWRDNB, P0:2, MULT/ DIV0:1 | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$, | $V_{I}=V_{\text {DD }}$ |  |  | 10 |  |
| IIL | Low-level input current | REFCLK, STOPB | $V_{D D}=3.6 \mathrm{~V}$, | $V_{l}=0$ |  |  | -10 | $\mu \mathrm{A}$ |
|  |  | PWRDNB, P0:2, MULT/ DIV0:1 | $V_{D D}=3.6 \mathrm{~V}$, | $V_{l}=0$ |  |  | -10 |  |
| ZO | Output impedance (single ended) | High state | $\mathrm{R}_{\mathrm{l}}$ at $\mathrm{l} \mathrm{O}-14.5 \mathrm{~mA}$ to -16.5 mA |  | 15 | 35 | 50 | $\Omega$ |
|  |  | Low state | $\mathrm{R}_{\mathrm{l}}$ at l O 14.5 mA to 16.5 mA |  | 11 | 17 | 35 |  |
|  | Reference current | VDDREF, | $V_{D D}=3.6 \mathrm{~V}$ | PWRDNB $=0$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {DD }}$ PD |  | PWRDNB = 1 |  |  | 0.5 | mA |
| $\mathrm{Cl}_{1}$ | Input capacitance |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or GND |  |  | 2 |  | pF |
| Co | Output capacitance |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {D }}$ or GND |  |  | 3 |  | pF |
| IDD(PD) | Supply current in power-down state |  | REFCLK $=0 \mathrm{MHz}$ to 100 MHz , <br> PWDNB $=0, \quad$ STOPB $=1$ |  |  |  | 150 | $\mu \mathrm{A}$ |
| IDD(CLKSTOP) | Supply current in CLK stop state |  | BUSCLK configured for 500 MHz |  |  |  | 40 | mA |
| IDD(NORMAL) | Supply current in normal state |  | $\begin{aligned} & \hline \text { BUSCLK = } 500 \mathrm{MHz} \\ & \text { P0:2 = 000; load see Figure } 1 \end{aligned}$ |  |  |  | 70 | mA |

[^0]jitter specification over recommended operating free-air temperature range and $\mathrm{V}_{\mathrm{CC}}$ (unless otherwise noted)

| PARAMETER | CLKOUT | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t}$ (jitter) <br> (Multiplication only mode. Phase alignment and programmable delay features are not selected (PA bypass). See Figure 2.) | 155 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} \hline 6 \\ 40 \\ 50 \\ 27 \\ 27 \end{array}$ |  | ps |
|  | 200 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{aligned} & \hline 5.5 \\ & 36 \\ & 36 \\ & 36 \\ & 23 \\ & 23 \end{aligned}$ |  | ps |
|  | 312 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 3 \\ 20 \\ 18 \\ 18 \\ 17 \\ 17 \end{array}$ |  | ps |
|  | 400 MHz | Period RMS (15 jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{aligned} & 2.3 \\ & 17 \\ & 12 \\ & 12 \\ & 15 \\ & 15 \end{aligned}$ |  | ps |
|  | 500 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 2.1 \\ 16 \\ 8 \\ 8 \\ 14 \\ 14 \end{array}$ |  | ps |
| t(jitter) <br> (Multiplication with phase alignment and programmable delay features selected. See Figure 2.) | 155 MHz | Period RMS (15 jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 9 \\ 70 \\ 50 \\ 50 \\ 50 \end{array}$ |  | ps |
|  | 200 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 7 \\ 55 \\ 36 \\ 36 \\ 40 \\ 40 \\ \hline \end{array}$ |  | ps |
|  | 312 MHz | Period RMS (15 jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 4 \\ 35 \\ 35 \\ 18 \\ 18 \\ 30 \\ 30 \end{array}$ |  | ps |
|  | 400 MHz | Period RMS (15 jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 3.1 \\ 27 \\ 13 \\ 13 \\ 25 \\ 25 \\ \hline \end{array}$ |  | ps |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
jitter specification over recommended operating free-air temperature range and $\mathrm{V}_{\mathrm{Cc}}$ (unless otherwise noted) (continued)

| PARAMETER |  | CLKOUT | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t}$ (jitter) <br> (Multiplication with phase alignment and programmable delay features selected. See Figure 2.) |  | 500 MHz | Period RMS (15 jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Phase jitter (accumulated, 50 kHz to 80 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 2.9 \\ 24 \\ 9 \\ 9 \\ 20 \\ 20 \end{array}$ |  | ps |
| t(jitter) <br> (Divider mode with phase aligner not active: DLYCTRL =LEADLAG = 0 or 1. See Figure 2.) | MULT0:1 = 11 <br> (Divider <br> ratio $=4$ ) | 12.5 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | 12 75 55 55 |  | ps |
|  |  | 15.5 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | 8 50 38 38 |  | ps |
|  | MULTO:1 = 10 <br> (Divider <br> ratio $=3$ ) | 25 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{aligned} & 7.5 \\ & 50 \\ & 35 \\ & 35 \\ & \hline \end{aligned}$ |  | ps |
|  |  | 31 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | 5.5 30 23 23 |  | ps |
|  | MULTO:1 = 00 <br> (Divider <br> ratio $=2$ ) | 50 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} \hline 8 \\ 40 \\ 12 \\ 30 \\ 30 \end{array}$ |  | ps |
|  |  | 62.5 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 5.5 \\ 28 \\ 9 \\ 24 \\ 24 \end{array}$ |  | ps |
| ${ }^{t}$ (jitter) <br> (Divider mode with phase alignment and programmable delay features selected. See Figure 2.) | MULT0:1 = 11 <br> (Divider <br> ratio $=4$ ) | 12.5 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 12.5 \\ 80 \\ 55 \\ 55 \\ \hline \end{array}$ |  | ps |
|  |  | 15.5 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | 8.5 55 38 38 |  | ps |
|  | MULTO:1 = 10 <br> (Divider <br> ratio $=3$ ) | 25 MHz | Period RMS (1 $\Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | 10 60 35 35 |  | ps |
|  |  | 31 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | 7 40 23 23 |  | ps |

jitter specification over recommended operating free-air temperature range and $\mathrm{V}_{\mathrm{CC}}$ (unless otherwise noted) (continued)

| PARAMETER |  | CLKOUT | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t(jitter) <br> (Divider mode with phase alignment and programmable delay features selected. See Figure 2.) | MULT0:1 = 00 <br> (Divider <br> ratio $=2$ ) | 50 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | $\begin{array}{r} 9 \\ 50 \\ 13 \\ 35 \\ 35 \\ \hline \end{array}$ |  | ps |
|  |  | 62.5 MHz | Period RMS ( $1 \Sigma$ jitter, full frequency band) <br> Period p-p <br> Phase jitter (accumulated, 12 kHz to 20 MHz ) <br> Cycle-to-cycle (+) <br> Cycle-to-cycle (-) |  | 6.5 30 10 26 26 |  | ps |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ (DC) | Output duty cycle | See Figure 3 | 45\% | 55\% |  |
| $\mathrm{tr}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ | Output rise and fall times (measured at 20\%-80\% of output voltage) | See Figure 5 and Figure 1 | 150 | 350 | ps |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## state transition latency specifications

| PARAMETER |  | FROM | TO | TEST CONDITIONS | MIN | TYP† MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t}$ (powerup) | Delay time, PWRDNB $\uparrow$ to CLKOUT/ CLKOUTB output settled (excluding t(DISTLOCK)) | Powerdown | Normal | See Figure 6 |  | 3 | ms |
|  | Delay time, PWRDNB $\uparrow$ to internal PLL and clock are on and settled |  |  |  |  | 3 |  |
| t (VDDpowerup) | Delay time, power up to CLKOUT/CLKOUTB output settled | $V_{\text {DD }}$ | Normal | See Figure 6 |  | 3 | ms |
|  | Delay time, power up to internal PLL and clock are on and settled |  |  |  |  | 3 |  |
| ${ }^{\text {t }}$ (MULT) | MULT0 and MULT1 change to CLKOUT/ CLKOUTB output resettled (excluding t(DISTLOCK)) | Normal | Normal | See Figure 7 |  | 1 | ms |
| ${ }^{\text {t }}$ (CLKON) | STOPB $\uparrow$ to CLKOUT/CLKOUTB glitch-free clock edges | CLK Stop | Normal | See Figure 8 |  | 10 | ns |
| t(CLKSETL) | STOPB $\uparrow$ to CLKOUT/CLKOUTB output settled to within 50 ps of the phase before STOPB was disabled | CLK Stop | Normal | See Figure 8 |  | 20 | cycles |
| ${ }^{\text {t }}$ (CLKOFF) | STOPB $\downarrow$ to CLKOUT/CLKOUTB output disabled | Normal | $\begin{array}{\|l\|} \hline \text { CLK } \\ \text { Stop } \\ \hline \end{array}$ | See Figure 8 |  | 5 | ns |
| ${ }^{t}$ (powerdown) | Delay time, PWRDNB $\downarrow$ to the device in the power-down mode | Normal | Powerdown | See Figure 6 |  | 1 | ms |
| ${ }^{\text {t }}$ (STOP) | Maximum time in CLKSTOP (STOPB = 0) before reentering normal mode $(S T O P B=1)$ | STOPB | Normal | See Figure 8 |  | 100 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ (ON) | Minimum time in normal mode (STOPB =1) before reentering CLKSTOP (STOPB $=0$ ) | Normal | $\begin{array}{\|l\|l\|} \hline \text { CLK } \\ \text { stop } \\ \hline \end{array}$ | See Figure 8 | 100 |  | ms |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

PARAMETER MEASUREMENT INFORMATION
CLKOUT


Figure 1. Test Load and Voltage Definitions ( $\left.\mathrm{V}_{\mathrm{O}(\mathrm{STOP})}, \mathrm{V}_{\mathrm{OX}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}\right)$

## PARAMETER MEASUREMENT INFORMATION



Cycle-to-Cycle Jitter $=\left|\mathrm{t}_{\text {cycle, }} \mathbf{i}-\mathrm{t}_{\text {cycle, }} \mathbf{i}+\mathbf{r}\right|$ Over 1000 Consecutive Cycles

Figure 2. Cycle-to-Cycle Jitter


Duty Cycle $=\left(\mathrm{t}_{\mathrm{pw}}^{+}\right.$$\left./ \mathrm{t}_{\text {cycle }}\right)$
Figure 3. Output Duty Cycle


Figure 4. Crossing-Point Voltage


Figure 5. Voltage Waveforms


Figure 6. PWRDNB Transition Timings

## PARAMETER MEASUREMENT INFORMATION



Figure 7. MULT Transition Timings


NOTE A: $\mathrm{V}_{\text {ref }}=\mathrm{V}_{\mathrm{O}} \pm 200 \mathrm{mV}$
Figure 8. STOPB Transition Timings


Figure 9. Using the CDC5801A Device as a Multiplier by 8 and Aligning Two Different Clocks


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-137.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | $\mathbf{A 0}(\mathbf{m m})$ | $\mathbf{B 0}(\mathbf{m m})$ | K0 (mm) | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDC5801ADBQR | SSOP/ <br> QSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDC5801ADBQR | SSOP/QSOP | DBQ | 24 | 2500 | 346.0 | 346.0 | 33.0 |

DBQ (R-PDSO-G24) PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$ per side.
D. Falls within JEDEC MO-137 variation AE.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterace.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated


[^0]:    $\dagger V_{D D}$ refers to any of the following; $V_{D D} P A, V_{D D} P D, V_{D D} R E F, V_{D D} O$, and $V_{D D} P$
    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

